MAY 0 3 2004 W

## IN THE UNITED STATES PATETN AND TRADEMARK OFFICE

In re Application of: Hung Chang LIN and Chiang-Hua YEH

Art unit: 2816

Serial No. 10/608,303

Examiner: NGUYEN, Minh T

Filed: June 30, 2003

For: AUTOMATIC WIDEBAND QUADRATURE FREQUENCY GENERATOR SUPPLEMENTARY AMENDMENT

Commissioner for Patents P.O. Box. 1450 Alexandria, VA 22313-1450

Sir:

In response to USPTO Notice of Non-Compliant Amendment dated April 4, 2004, please amend the application as follows:

## IN THE SPECFICATION:

On page 3, line 20, delete "PMOS current mirror M3 and M4" and insert therefor --PMOS current mirror M4 and M5--; delete "M2 and M4" and insert therefore --M3 and M5--; on line 21, delete "V<sub>Bias</sub>" such that the paragraph reads as follows:

--Fig. 4 shows CMOS differential pair used as an analog multiplier. The load for the differential pair is a PMOS current mirror [M3, M4] M4, M5. The output at the common drains of [M2 and M4] M3 and M5 is single- ended and is clamped to a dc voltage [V<sub>Bias</sub>] through a load resistance R<sub>L</sub>, which is ac shorted by capacitor C<sub>L</sub> to set the ac output voltage to zero. Similar to Fig.3c, the ac voltage V<sub>Q</sub> appearing at the gate of M2 is at quadrature phase with the ac input voltage V<sub>I</sub> applied to the current source M1. The biasing circuit for the current source is similar to that in Fig.3c.--IN THE CLAIMS:

Claim 1. (canceled) [A quadrature frequency generator, comprising:

multiplier having first multiplicand, a second multiplicand and an output equal the multiplication of the first multiplicand and the second multiplicand;

a in-phase ac signal applied to said multiplier as first multiplicant; and

a quadrature ac signal derived from said second multiplicand by setting said output to zero ac signal.]

Claim 2. (currently amended) [The] <u>A quadrature frequency generator</u> [as described in claim 1, wherein said multiplier is an], <u>comprising</u>: